A compact spike-timing-dependent-plasticity circuit for floating gate weight implementation  by Smith, A.W. et al.
A compact spike-timing-dependent-plasticity circuit for ﬂoating
gate weight implementation
A.W. Smith, L.J. McDaid, S. Hall n
University of Liverpool, Department of Electrical Engineering & Electronics, Brownlow Hill, Liverpool L69 3GJ, United Kingdom
a r t i c l e i n f o
Article history:
Received 16 April 2012
Received in revised form
16 July 2013
Accepted 23 July 2013
Communicated by R.W. Newcomb
Available online 30 August 2013
Keywords:
Spike timing dependent plasticity
Neural networks
Floating gate
MOSFET
a b s t r a c t
Spike timing dependent plasticity (STDP) forms the basis of learning within neural networks. STDP
allows for the modiﬁcation of synaptic weights based upon the relative timing of pre- and post-synaptic
spikes. A compact circuit is presented which can implement STDP, including the critical plasticity
window, to determine synaptic modiﬁcation. A physical model to predict the time window for plasticity
to occur is formulated and the effects of process variations on the window is analyzed. The STDP circuit
is implemented using two dedicated circuit blocks, one for potentiation and one for depression where
each block consists of 4 transistors and a polysilicon capacitor. SpectreS simulations of the back-
annotated layout of the circuit and experimental results indicate that STDP with biologically plausible
critical timing windows over the range from 10 ms to 100 ms can be implemented. Also a ﬂoating gate
weight storage capability, with drive circuits, is presented and a detailed analysis correlating weights
changes with charging time is given.
& 2013 Elsevier B.V. All rights reserved.
1. Introduction
Signiﬁcant research over the last 2 decades has been under-
taken on studying biological neural networks. Speciﬁcally this
research has focused on how neural networks learn and adapt to
their ever changing environment together with the translation of
this into biologically inspired hardware neural networks [1–2].
A neural network (NN) consists of interconnecting neurons, with
each neuron connecting to another via a synapse. Within the
human brain there are in excess of 1011 neurons, with each one
having up to 103 synaptic connections [3].
In a NN, the effect that one neuron has upon another will vary
depending upon input stimuli and synaptic weight. The synapse
is responsible for adaption and learning within a NN [4], through
long term potentiation (LTP) or long term depression (LTD),
depending on the temporal ordering of the pre- and post-synaptic
spikes. Additionally weight modiﬁcation can also be a short term
potentiation (STP) or a short term depression (STD).
Hebb's theory [5] describes how the synaptic weight is allowed
to change based upon the inputs and outputs of each neuron
within the NN. A further development of the Hebbian learning
concept was the introduction of spike timing dependent plasticity
(STDP) in 1983 [6]. STDP is concerned with increasing or decreasing
the weight of a synapse based upon the relative timings of pre- and
post-synaptic spikes. In biology two STDP functions are commonly
reported and referred to as symmetric and asymmetric [4,6–12].
In this paper we focus on asymmetric STDP as this type of plasticity
is known to occur more frequently in biological NN [4,7,11–12]. It is
also worth noting that the exponential functions commonly depicted,
are not a pre-requisite for STDP but rather a mathematical conve-
nience. What is important however is the relative timings between pre
and postsynaptic spikes as this temporal ordering dictates whether
potentiation or depression occurs [46,47]. In asymmetric STDP, weight
potentiation (a pre–post spiking event) occurs if a pre-synaptic spike
precedes the post-synaptic spike and this leads to LTP; Δts is positive.
Likewise, the weight is decreased if a post-synaptic spike occurs prior
to a pre-synaptic spike, giving rise to LTD (a post–pre spiking event,
Δts is negative). The critical timing window [7,13–19] typically occurs
over the range 10–100 ms and outside of this window, no potentiation
or depression will occur [7,14–20]. The critical timing window is
implemented in this work and is programmable.
It has been shown that STDP can be implemented in hardware,
and while the majority of these circuits are biologically plausible,
their footprints are large [21–30] requiring up to and, in some cases,
exceeding thirty MOSFETs. Other solutions require dedicated micro-
processors. A key requirement of hardware neural networks (HNN)
is that they are scalable and therefore the designs for neurons,
synapses and synaptic modiﬁcation circuits must be compact, low-
powered, while at the same time maintain biological plausibility.
It is proposed here that an STDP circuit with critical time
window can be implemented using two dedicated circuit blocks
each consisting of four MOS transistors, and a polysilicon capacitor.
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The paper is organized as follows: in Section 2 an overview of
theoretical operation of the compact STDP circuit is presented.
Section 3 presents experimental and simulation results under-
taken in AMS 0.35 mm CMOS process and SpectreS in the Cadence
environment respectively. All simulations are conducted on back-
annotated layouts, thus incorporating all parasitic elements. A
discussion of results relating to the circuit properties is presented
in Section 4 and conclusions drawn in Section 5.
2. Circuit operation
This section provides an overview of the operation of the
proposed STDP weight potentiation and depression circuits. Also
a model for the critical timing window is given together with its
dependency on process variations.
2.1. WP and WD circuits
The WP circuit is presented in Fig. 1(a). The circuit will cause an
increase of the synaptic weight by increasing the amount of
negative charge stored on the ﬂoating gate (FG) of a non-volatile
memory device. This device is represented by its equivalent
capacitance CFG. The weight increase occurs during a pre–post
spiking event. The WD circuit is identical to that of the WP block
except that the pre and post spike input terminals are swapped.
The WD circuit decreases the synaptic weight by removing charge
on the FG during a post–pre spiking event .
The WP and WD circuits each consist of three NMOSTs, MPre,
MPost and Mleak, a PMOST, Mreset and a MOS capacitor, C. Transistor
Mreset is used to ensure that, Vwi and Vwd are pulled low in the
absence of VPost and VPre respectively. When Vpost and VPre are high,
Mreset is off and will not signiﬁcantly affect Vwi or Vwd. The
operation of the WP circuit is now outlined. The initial conditions
when no pre- or post- synaptic spikes occur are that Vwi, Vpre and
Vpost are low, node VC is pulled low by Mleak and C is discharged.
Consider a pre–post spiking event where a pre-synaptic spike
(VPre), increases VC to its maximum value (¼3.3VVTMpre): VTMpre
is the threshold voltage of Mpre. When the pre-synaptic pulse ends,
C starts to discharge via Mleak, and VC decreases at a rate
determined by voltage Vleak. Voltage Vleak thus controls the timing
window in which a post-synaptic spike must occur in order to
cause the synaptic weight to be increased. When the post-synaptic
spike (VPost) occurs, the nodes with voltages VC and Vwi, are
connected and Vwi is pulled up to VCVTMpost(Vwi); VTMpost(Vwi)
is the threshold voltage associated with Mpost. The synaptic weight
will be increased, while Vwi is greater than the trigger voltage of
the output buffer.
The WP output buffer is constructed using two CMOS inverters
with 3.3 V and 10 V VDD rails, as shown in Fig. 1(a). The MOSFETs
are sized so as to produce the following operation; if Vwi is greater
than the trigger voltage of the ﬁrst CMOS inverter then the output
from the second inverter, VCG, will be pulled up to 10 V. If Vwi
is below the trigger voltage of the ﬁrst CMOS inverter, then the
output from the second inverter is held at ground. The pulse-
width, τcg, and magnitude of VCG determines how much charge
is injected and stored on the FG. As Δts-Δts min, τcg-max τcg.
Similarly as Δts-Δts man, τcg-min τcg. Finally for a post–pre
spiking event no update of the synaptic weight occurs since
VC and Vwi are low, regardless of when the presynaptic occurs.
The operation of the WD block is similar to that of the WP
block, with post–pre spiking causing a decrease in synaptic
weight. The WD output buffer is constructed using a single CMOS
inverter with 3.3 V and 10 V supply rails, as shown in Fig. 1(b).
The inverter MOSFETs are sized so as to produce the following
operation; when Vwd, is greater than the threshold voltage, the
output of the buffer is pulled down to 10 V. If Vwd is less than the
threshold voltage of the inverter, then the output is 0 V. For the
case of pre–post spiking, the pre-synaptic spike causes VC and Vwd
to be pulled low and there is no update of the synaptic weight.
It should be noted that if Δts¼0 (a pre- and post-synaptic spike
occurring at the same time) then Δw¼0 because both the WP and
WD circuits will be ‘on’ during this event causing node VCG (Fig. 1)
to be set at 0 V. This is consistent with biophysical experiments
where it has been reported [50,51] that synaptic communication
between pre- and post-synaptic neurons is inherently delayed by
axons or dendrite latencies and thus the actual strongest and
weakest synapse efﬁcacy does not occur at the absolute temporal
difference (Δts¼0).
2.2. Critical timing window
The critical timing window (CTW) is crucial in biology because
it determines the time window over which synaptic modiﬁcation
can occur and is typically 20–25 ms for potentiation and depres-
sion [7,9]. However, in hardware the computational speed is
greatly accelerated, with average spike train frequencies in the
MHz range. We therefore implement an equivalent timing window
of 20–25 ms in this work although, as will be shown, the window
can be programmed to accommodate a wide temporal range. We
deﬁne here, the critical timing window, tcw, as the time it takes for
VC to fall from 90% to 10% of its initial value for both the WP and
WD blocks. The rate at which the sub-threshold current reduces VC
is set by Vleak and the aspect ratio of Mleak, SMleak. The sub-
threshold current, Ileak is constant for VDS¼VC43 kT/q;
Ileak ¼ μeffCo SMleakðm1Þ
kT
q
 2
exp
qðV leakV tÞ
mkT
 
ð1Þ
where Vt is the threshold voltage of Mleak, q is the charge of an
electron, k is the Boltzmann constant and T is absolute tempera-
ture. The sub-threshold slope parameter, m¼1þCd/Co with
Cd being the depletion layer capacitance, Co is the capacitance of
the oxide per unit area and μeff is the effective channel mobility.
The dynamic operation of the capacitor charging is governed
Fig. 1. (a) WP and (b) WD circuit block with FG device and driver buffer circuit. Voltages indicated are relative to ground.
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by dt ¼ðC=IleakÞdV , with Ileak given by Eq. (1). Performing the
integration with voltage limits, 0.9VM and 0.1VM gives Eq. (2)
which can be used to determine the critical timing window, tcw:
VM (¼3.3VVTMpos) is the maximum value of VC. The window can
be adjusted using Vleak according to
tcw ¼ 0:8
CVM
Ileak
ð2Þ
Substituting Eqs. (1) into (2) and rearranging allows a value for
Vleak to be calculated for the required tcw. In this study, tcw
is chosen to be 20 ms, giving Vleak¼410 mV.
The important effects of process variation upon the critical
timing window are now considered. Process variation can affect
most parameters of the MOSFET and these can conveniently be
represented by the transconductance factor (β) and threshold
voltage, Vt [31–43]. Subthreshold MOSFETs are particularly sensi-
tive to process variation because of the exponential relationship
between drain current and gate voltage (Eq. (1)). The threshold
voltage is also strongly related to several device parameters which
are prone to variation during the fabrication process.
For Mleak operating in subthreshold, only Vt is considered,
[35,38,43–45] as this incorporates variations in both off-current
and subthreshold slope, as shown in Eq. (3), for an n-channel
device, where Na is the acceptor doping concentration, tox the
oxide thickness, ϕF the Fermi potential, ΦMS the work function
difference, Qt the trapped oxide charge density, Co the oxide
capacitance and ε0, εs, and εox are the permittivity of free space,
relative permittivity of silicon and silicon dioxide respectively.
V t0 ¼ tox
εs
εox
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
2qNað2ϕFÞ
ε0εs
s
þ2ϕFþΦMSþ
Q t
Co
ð3Þ
The variation in Vt ¼ Vt07ΧVt where Vt0 is the nominal threshold
voltage for the AMS process, Vt0¼0.48, and 7ΔVt is the change in
Vt due to process variations. For the AMS process ΔVt¼717.5 mV.
A simple model for the effect of process variation on tcw, can
therefore be written as
Δtcw ¼
0:8VMC
I0exp½ðq=mkTÞðV leak½V t07ΔV tÞ
ð4Þ
Monte Carlo analysis was undertaken in Cadence to assess the
effects of inter-die/die-to-die process variation on the critical
timing window and results are presented in Fig. 2. The results of
Fig. 2, compare the Monte-Carlo simulations with Eq. (4), and good
agreement is apparent with ΔVt¼717.5 mV. The results also
show a considerable change in the critical timing window,
tcw, from the ideal value of 20 ms, due to process variation for
Vleak¼410 mV. For ΔVt¼þ17.5 mV, tcw¼30.86 ms, and for ΔVt¼
17.5 mV, tcw¼12.21 ms.
The effects of process variation on tcw is presented later where
it will be shown (Fig. 9) that this variation can be offset by
adjusting the learning duration.
3. Results and discussion
Simulation and experimental results for the WP block under
post–pre spiking conditions are presented in Section 3.1. Simu-
lated results for the WD block under post–pre spiking conditions
are presented in Section 3.2 In both Sections 3.1 and 3.2, Vleak is setFig. 2. tcw Variation (max, min and ideal) for Vleak¼400 mV.
Fig. 3. (a) Post–pre spiking event –- Δts¼5 ms and (b) Pre–post spiking event – Δts¼1 ms.
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to 410 mV, C is 100 fF (4.7 mm4.7 mm) and SMleak¼1 giving
tcw¼20 ms from Eq. (5). Additional parameters for the circuit are;
WMpre¼LMpre¼0.5 mm, WMreset¼LMreset¼0.5 mm, WMpost¼0.4 mm
LMpost¼0.35 mm.
3.1. WP results
Fig. 3(a) presents simulation and measured results of a post–
pre spiking event, where the pre-synaptic spike occurs 5 ms after
the end of the post-synaptic spike, Δts¼5 ms. In this case no
weight update occurs. This is because C is initially discharged
with VC¼0V due to the occurrence of the post spike before the pre
spike. Results are now presented in Figs. 3(b), 4 and Table 1, for
a series of pre–post spiking events where the time difference,
Δts, between pre- and post- synaptic spike is increased from 1 ms
to 15 ms. Fig. 3(b) indicates that Vpre causes C to be charged to
voltage VC¼VM, and then discharges to give tcw¼20 ms. Voltage Vwi
tracks VC after Vpost occurs, triggering a weight update. It should be
noted that Vwi is only pulled down to about Vt. For Δts¼1 ms, the
maximumweight update occurs, Δw¼Δwmax. This occurs as Vwi is
above the trigger voltage of the output buffer, while Vpost is still
high. Thus VCG is at its maximum pulse width, τcg¼10.91 ms
(simulation) and has a measured value of τcg¼10.75 ms. In both
cases VCG has a magnitude of 10 V. Fig. 5(b) shows that the
measured value for VC shows good agreement with the simulation
results.
In Fig. 4(a), Δts is increased to 7 ms, again VCG is pulled high to
10 V. However τcg is reduced compared to Δts¼1 ms, τcg is now
4.92 ms (simulated) and 4.60 ms (measured). The reduction in τcg
occurs because Vpost coincides with the linearly decreasing VC.
Voltage Vwi now tracks the decreasing VC, until, eventually Vwi
is pulled below the trigger voltage of the ﬁrst CMOS inverter, while
Vpost is still high, Fig. 4(a). Finally in Fig. 4(b) Δts¼11 ms further
reduces τcg to 0.91 ms and 0.65 ms for simulation and measured
respectively. The magnitude of VCG is slightly reduced to 9.6 V. This
corresponds to the minimum weight update Δw¼Δwmin.
Table 1 presents the results of increasing Δts on τcg for both
simulation and experimental results. Table 1 indicates that once
ΔtsZ12 ms then no update in the synaptic weight takes place as
VCGE0 due to Vwi being less the threshold voltage of the ﬁrst
CMOS inverter when Vpost is high. The results presented in Table 1
represented the upper left hand quadrant of the STDP curve
presented later in Fig. 6.
3.2. WD Results
As the WD circuit block is identical to the WP circuit with the
exception of the application of Vpre and Vpost its operation is also
identical. Fig. 5(a) presents simulation and measured results of
a pre–post spiking event, where the post-synaptic spike occurs
5 ms after the end of the pre-synaptic spike, Δts¼5 ms. In this case
no weight update occurs. Table 2 present the simulation results for
a series of post-pre spiking events upon the WD circuit. |Δts| is
once again increased from 1 ms to 15 ms. Referring to Fig. 5(b),
Δts¼7 ms; as Vpost is pulled high C is charged to voltage
VM¼2.43V. As Vpre goes low, C discharges (initially) linearly via
Mleak. When Vpre goes high, nodes VC and Vwi are connected such
that VwiE1.70V. A weight decrease is triggered as VCG is pulled
down to 10 V. Vpre goes low, both Vwi and VCG are pulled back
Fig. 4. (a) Pre–post spiking event – Δts¼7 ms and (b) pre–post spiking event – Δts¼11 ms.
Table 1
Effect of positive Δts on τcg and VCG.
Δts ( ms) τcg (ms) (Simulation) τcg (ms) (Experimental) VCG (V)
1 10.91 10.75 10
2 9.91 9.60 10
3 8.91 8.62 10
4 7.90 7.62 10
5 6.90 6.61 10
6 5.90 5.59 10
7 4.92 4.60 10
8 3.91 3.60 10
9 2.90 2.61 10
10 1.89 1.60 10
11 0.91 0.65 9.6
12 0 0 0
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to 0 V, ending the synaptic weight update. This is consistent with
the theoretical operation outlined previously.
For Δts¼1 ms, the maximum value of the weight decrease
occurs, Δw¼Δwmax. VCG is at its maximum pulse width; τcg¼
11.31 ms and magnitude, VCG¼10 V. Table 2 shows that by
further increasing Δts, to Δts¼5 ms, Δts¼7 ms, Δts¼8 ms.
causes τcg to be reduced to 8.14 ms, 6.16 ms and 5.15 ms respectively.
For Δts¼13 ms τcgE0.53 ms, and the magnitude of VCG is slightly
reduced to 9.6 V. This corresponds to the minimum weight
update Δw¼Δwmin. Table 2 indicates that once ΔtsZ14 ms then
no update in the synaptic weight takes place as VCGE0 due to Vwd
being less the threshold voltage of the CMOS inverter when Vpre is
high. The results presented in Table 1 represented the lower right
hand quadrant of the STDP curve presented later in Fig. 6.
Fig. 6 is a plot of τcg against Δts which represents the full STDP
curve, shown as the insert. Note that as Δts is increased from 1 ms
to 15 ms, τcg decreases from 11.31 ms to E1 ms (simulation), from
10.75 ms to E0.65 ms (measured). Similarly as Δts is decreased
from 1 ms to 15 ms τcg decreases from 11.31 ms to E0.5 ms
(simulation). This behavior is characteristic of the STDP function
since τcgpΔw, where Qinj pΔw. Note τcg indicates a reduction
in the synaptic weight.
4. Physical modeling of weight storage
The STDP circuit is to be used with FG devices; therefore we
next consider the sensitivity of the weight charge injection to the
FG, in relation to the STDP curve presented in Fig. 6 and charging
time. The charge injected onto the FG Qinj represents the change in
the associated weight; Qinj α Δw. The charge is injected by the
Fowler–Nordheim mechanism [48].
JFN ¼ AEox2exp
B
Eox
 
ð5Þ
Where
A¼ 1:54 106 mo
mox
1
ϕB
A=V2;
Fig. 5. (a) Pre–post spiking event – Δts¼5 ms and (b) post–pre spiking event Δts¼7 ms.
Table 2
Effect of negative Δts on τcg and VCG.
Δts (ms) τcg (ms) (Simulation) VCG (V)
1 11.31 10
2 10.92 10
3 10.18 10
4 9.19 10
5 8.14 10
6 7.15 10
7 6.16 10
8 5.15 10
9 4.14 10
10 3.12 10
11 2.06 10
12 0.96 9.6
13 0.53 9.6
14 0 0
Fig. 6. STDP curve from simulation and experimental results. Inset Asymmetric
STDP Curve.
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B¼ 6:83 107
ﬃﬃﬃﬃﬃﬃﬃﬃ
mox
mo
r
ϕB
3=2 V=cm;
mo is the mass of an electron at rest,mox is the effective mass of an
electron in the insulator and ϕB is the barrier height for injection
from semiconductor to oxide. It should be noted that the constants
A, B are strictly for tunneling from a metal contact but are similar
to the case of injection from a semiconductor [49] and serve our
purpose for illustrating the model and method.
Fig. 7 presents the cross-section of a FG device constructed
using a poly-silicon and MOS capacitor. The charge injected onto
the FG, Qinj, can be found from consideration of the current in the
thin tunneling oxide, tox over a time step, Δt. We now derive a
model to allow the determination of Qinj (Δw) and the associated
potential of charge stored on the FG, VΔw.
The capacitively coupled voltage, VFG which falls across tox
is shown in Fig. 7, and given by VFG ¼ αVCG, where α is the
capacitive coupling coefﬁcient, deﬁned as α¼ ðCpoly=CoxþCpolyÞ.
The electric ﬁeld in the oxide, Eox is given as Eox ¼ ðVFGϕs=toxÞ,
where it is assumed that there is no parasitic charge in the oxide or
initially stored on the FG. VFG is the potential of the FG and ϕs is the
surface potential at the oxide–semiconductor interface. The ﬁeld at
successive time steps, Δt, can be found from Eq. (6) (see Appendix
for derivation).
Eoxðiþ1Þ ¼ B ln Δt
AB
toxC0
þexp B
EoxðiÞ
   1
ð6Þ
The associated change in potential is calculated by ﬁnding the
difference between successive steps of ﬁeld:
VΔw ¼ toxðEoxðiÞEoxðiþ1ÞÞ ð7Þ
The charge per unit area injected onto the FG for the duration of the
pulse width Δt is then found as ΔwpQ inj ¼ C0VΔwEoxðiÞEoxðiþ1Þ.
Fig. 8 presents plots of (a) Qinj against Δts and (b) VΔw against
Δts. Fig. 8(a) presents the STDP curve for increasing tunneling area.
The increment of charge injected decreases for increasing
Δt because the stored charge serves to reduce the electric ﬁeld.
Similarly as Δts is decreased below 1 ms, the amount of charge
removed is also decreased.
The results indicate that Qinj (and VΔw) tracks τcg due to the
similar shape of the Qinj (VΔw) v Δts and τcg vs. Δt STDP plots.
Increasing the device tunneling area causes a shift in the STDP
curve. Speciﬁcally this is a shift in the magnitude of the charge
injected/removed for the same Δt value.
The effect of process variation (PV) on the STDP curves is now
considered. Fig. 9 shows the effect of PV upon the output
characteristics of the STDP circuit, τcg against Δts. The plot concurs
Fig. 7. Equivalent capacitor diagram of FG device, CFG; CFG¼(Cpoly1þCox1)1 where Cpoly is the capacitance of the interpoly oxide, Cox is the capacitance of the tunneling
oxide. VCG and VFG are the voltages applied to the control gate and coupled onto the FG respectively. Cross section of FG device, constructed using polysilicon and MOS
capacitors. Qinj represents the charge stored on the FG and Qrem represents the charge removed from the FG, both due to FN tunneling.
Fig. 8. STDP Curve – (a) Qinj (Δw) and (b) VΔw.
Fig. 9. τcg vs. Δts STDP curves showing effect of process variation (max, min and ideal).
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with the earlier statement that PV can either increase or decrease
tcw. The effect of this is to cause a shift in the ideal τcg against Δts
curve. If PV causes tcwotcwideal (20 ms) the curve is shifted to the
left. Conversely if tcw420 ms the curve is shifted to the right.
The effect of PV is to vary the amount of charge (hence
potential of charge) injected/removed from the FG. For tcwo20 ms
Δw (VΔw) curve is shifted to the left. Conversely if tcw420 ms
Δw (VΔw) curve is shifted to the right. Speciﬁcally there is no
overall change in the magnitude of Δw, Qinj. Rather there is a shift
in the magnitude of the charge injected/removed for the same Δts
value. This does not affect the overall operation of the STDP circuit
in that it still follows the STDP rule. However, the amount of
charge injected can be compensated for by altering the learning
duration.
5. Conclusion
Compact STDP circuit blocks have been proposed, which can
control weight increase and decrease within a hardware neural
network. Simulation and experimental results of the WP circuit
are presented which indicate that for a post-pre spiking event, no
update of the synaptic weight occurs. A pre–post spiking event
will however cause the synaptic weight, which is represented as
charge on the FG of the synapse, to be increased. The amount, by
which the synaptic weight is changed, Δw, is determined by the
duration that Vwi is greater than 1.2 V and by the magnitude of
VCG. The maximum weight, Δwmax is obtained when VCG has a
pulse width of E11 ms and a constant magnitude of 10 V. The
minimum weight, Δwmin, prior to Vwi being less than 1.2 V is
achieved when VCG has a pulse width of 0.9 ms and magnitude
of 9.6 V.
Furthermore, the critical timing window within which synaptic
modiﬁcation takes place can also be controlled with voltage, Vleak.
The key issue of the signiﬁcant inﬂuence of process variations for
devices operating in subthreshold has been modeled. We show
that process variations do not adversely affect the learning
dynamics because the weight changes depend on the temporal
difference within the STDP window. Also changes in charging/
discharging duration can be compensated for within the learning
algorithm. Additionally a model correlating charge alterations
within the FG as a function of the charging/discharging duration
was presented and this relationship was extended to show the
dependency of the weight changes on the temporal difference
between pre and post synaptic spikes. These circuits are readily
integrated into synaptic blocks such as the one described in [52].
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Appendix A
Eq. (6) is derived as follows.
We start with the FN Equation:
JFN ¼ C0
dVox
dt
¼ AEox2exp
B
Eox
 
ðA:1Þ
Deﬁne the time derivative of electric ﬁeld as
dEox
dt
¼ 1
dt0x
dVox
dt
ðA:2Þ
hence
JFN Eoxð Þ ¼ C0tox
dEox
dt
ðA:3Þ
Separate variables:
JFN Eoxð Þdt ¼ C0toxdEox ¼ AEox2exp
B
Eox
 
dt ðA:4Þ
C0tox
1
AEox
2expðB=EoxÞ
dEox ¼ dt ðA:5Þ
C0tox
A
Z Eox iþ 1ð Þ
Eox ið Þ
Eox
2exp
B
Eox
  
dEox ¼
Z t iþ1ð Þ
tðiÞ
dt ðA:6Þ
where t(iþ1)t(i)¼Δt, the time step. Integrating, putting in
limits and re-arranging gives
ln Δt
AB
C0tox
þexp B
Eox ið Þ
  
¼ B
Eox iþ1ð Þ
 
ðA:7Þ
And ﬁnally,
Eoxðiþ1Þ ¼ B ln Δt ABtoxC0
þexp B
EoxðiÞ
   1
ðA:8Þ
References
[1] G. Indiveri, E. Chicca, R. Douglas, A VLSI array of low-power spiking neurons
and bistable synapses with spike-timing dependent plasticity,, IEEE Transac-
tions on Neural Networks 17 (1) (2006) 211–221.
[2] C. Diorio, P. Hasler, B.A. Minch, C.A. Mead, A single transistor silicon synapse,
IEEE Transactions on Electron Devices 43 (11) (1996) 1972–1980.
[3] D.H. Goldberg, G. Cauwenberghs, A.G. Andreou, Probabilistic synaptic weight-
ing in a reconﬁgurable network of VLSI integrate-and-ﬁre neurons, Neural
Networks 14 (2001) 781–793.
[4] L.F. Abbott, S.B. Nelson, Synaptic plasticity: taming the beast, Nature Neu-
roscience Supplement 3 (2000) 1178–1183.
[5] D.O. Hebb., The Organisztion of Behaviour, Wiley, 1949.
[6] W.B. Levy, O. Steward, Temporal contiguity requirements for long-term
associative potentiation/depression in the hippocampus, Neurosience 8 (4)
(1983) 791–797.
[7] G.Q. Bi, M.M Poo, Synaptic modiﬁcation in cultured hipocampl neurons:
dependence on spike timing, synaptic strength and postsynaptic cell type,,
Journal of Neuroscience 18 (1993) 10462–10472.
[8] M Nishiyama, K. Hong, K. Mikoshiba, M.M. Poo, K. Kato, Calcium stores
regulate the polarity and input speciﬁcity of synaptic modiﬁcation, Nature
408 (2000) 584–588.
[9] M. Tsukada, T. Aihara, Y. Kobayashi, H. Shimazaki, Spatial analysis of spike-
timing-dependent ltp and ltd in the ca1 area of hipocample slices using optical
imaging, Hippocampus 15 (1) (2005) 104–109.
[10] H. Tanaka, T. Morie, K. Aihara, A CMOS spiking neural network with
symmetric/asymmetric STDP function,, IEICE Transcations on Fundamentals
E92-A (7) (2009) 1690–1698.
[11] G.Q. Bi, M.M Poo, Synaptic modiﬁcation of corrolated activity: Hebbs postulate
revisited, Annual Review of Neuroscience 24 (2001) 139–166.
[12] N. Caporale, Y. Dan, Spike timing-dependent plasticity: a Hebbian learning
rule,, Annual Review of Neuroscience 31 (2008) 25–46.
[13] I.B. Levitand, L.K. Kaczmarek, The Neuron – Cell and Molecular Biology, third
ed, Oxford University Press, New York, 2002.
[14] D. Purves, G.J. Augustine, D. Fitzpatrick, L.C. Katz, A. LaMantina, J.O. McNamara,
S.M. Willians, Neuroscience, second ed, Sinauer Associates Inc., U.S., 2001.
[15] N. Rebola, B.N. Srikumar, C. Mulle, Activity-dependent synaptic plasticity of
NDMA receptors, Journal of Physiology 588 (1) (2010) 93–99.
[16] S. Song, K.D. Miller, L.F. Abbott, Competitive Hebbian learning through spike-
timing-dependent synaptic plasticity, Nature Neuroscience 3 (9) (2000)
919–926.
[17] P.J. Dew, L.F. Abbott, Extending the effects of spike-timing-dependent plasti-
city to behavioral timescales, Proceedings of the National Academy of Sciences
103 (23) (2006) 8876–8881.
[18] R.C. Froemke, D. Debanne, G.Q. Bi, Temporal modulation of spike-timing-
dependent plasticity, Frontiers in Synaptic Neuroscience 2 (1) (2010) 1–16.
[19] K.A. Buchanan, J.R. Mellor, The activity requirements for spike-timing-
dependent plasticity in the hippocampus, Frontiers in Synaptic Neuroscience
2 (11) (2010) 1–5.
[20] Z.F. Mainen, T.J. Sejnowski, Reliability of spike timing in neocortical neurons,
Science 268 (1995) 1503–1506.
[21] S.J. Schemmel, K. Meier, E. Mueller, A new VLSI model of neural microcircuits
including spike timing dependent plasticity, in: Proceedings of IEEE Interna-
tional Joint Conference on Neural Networks 2004, vol. 3, 2004, pp. 1711–1716.
A.W. Smith et al. / Neurocomputing 124 (2014) 210–217216
[22] J. Schemmel, K. Meier, E. Mueller, Implementing synaptic plasticity in a VLSI
spiking neural network model, in: Proceedings of IEEE International Joint
Conference on Neural Networks 2006, 2006, pp. 1–6.
[23] K. Cameron, V. Boonsobhak, A. Murray, D. Renshaw, Spike timing dependent
plasticity (STDP) can ameliorate process variations in neuromorphic VLSI, IEEE
Transactions on Neural Networks 16 (6) (2005) 1626–1637.
[24] A. Boﬁll-i-Petit, A.F. Murray, Synchrony detection and ampliﬁcation by silicon
neurons with STDP synapse, IEEE Transactions on Neural Networks 15 (5)
(2004) 1296–1304.
[25] Y. Hayashi, K. Saeki, Y. Sekine, A synaptic circuit of a pulse-type hardware
neuron model with STDP, International Congress Series 1301 (2007) 132–135.
[26] K. Saeki, R. Shimizu, Y. Sekine, Pulse-type hardware neural network with two
time window STDP, in: Proceedings of ICONIP 2008, Lecture Notes in
Computer Science, vol. 5507/2009, 2009, pp. 877–884.
[27] M.M. Khan, D.R. Lester, L.A. Plana, A. Rast, X. Jin, E. Painkras, S. B. Furber,
SpiNNaker: Mapping neural networks onto a massively-parallel chip multi-
processor, in: Proceedings o the International Joint Conference on Neural
Networks 2008, 2008, pp.2850–2857.
[28] X. Jin, M. Lujan, L.A. Plana, S. Davies, S. Temple, S.B. Furber, Modeling spiking
neural networks on SpiNNaker,, Computing in Science and Engineering 12 (5)
(2010) 91–97.
[29] (a) X. Jin, A. Rast, G. Galluppi, S. Davies, S.B. Furber, Implementing spike-
timing-dependent plasticity on SpiNNaker neuromorphic hardware,
World Congress on Computational Intelligence 2010 (2010) 2302–2309;
(b) H Markram, The blue brain project, Nature Reviews Neuroscience 7 (2006)
153–160.
[30] S. Druckmann, et al., A Novel Multiple Objective Optimization Framework for
Constraining Conductance-Based Neuron Models by Experimental Data,,
Frontiers in Neuroscience 1 (1) (2007).
[31] J. Kozloski, et al., Identifying, tabulating, and analyzing contacts between
branched neuron morphologies,, IBM Journal of Research and Development 52
(1/2) (2008).
[32] David C. Potts, Statistical Analog Circuit Simulation: Motivation and Imple-
mentation, Advances in Analog Circuits, InTech (2011).
[33] Yuhua Cheng, The inﬂuence and modeling of process variation and device
mismatch for analog/RF circuit design, in: Proceedings of the 4th IEEE
International Caracas Conference on Devices, Circuits and Systems 2002.
[34] J.M. Pelgrom, A.C.J. Dunimaiker, A.P.G. Welbers, Matching properties of MOS
transistors, IEEE Journal of Solid State Circuits 24 (5) (1989) 1433–1440.
[35] M.J.M. Pelgrom, H.P. Tuinhout, M. Vertregt, Transistor matching in analog
CMOS applications, IEEE Electron Devices Meeting (1998) 915–918.
[36] M.T. Terrovitis and C.J. Spanos, Process variability and device mismatch, in:
Proceedings of the First International Workshop on Statistical Metrology,
1996.
[37] P.G. Drennan, C.C McAndrew, Understanding MOSFET mismatch for analog
design, IEEE Journal of Solid State Circuits 38 (3) (2003) 450–456.
[38] P.R. Kinget, Device mismatch: an analog design perspective, in: Proceedings of
ISCAS 2007, 2007, pp. 1245–1248.
[39] R. Jaramillo-Ramirez, J. Jaffari and M. Anis, Variability aware design of
subthreshold devices, in: Proceedings of ISCAS 2008, 2008, pp. 1196–1199.
[40] H. Kosina, M. Nedjalkov, S. Selberherr, Theory of the Monte Carlo method for
semiconductor device simulation, IEEE Transactions on Electron Devices 47
(10) (2000) 1898–1908.
[41] H.. Hung and V. Adzic, Monte Carlo simulation of device variation and
mismatch in analog integrated circuits, in: Proceedings of NCUR 2006, 2006.
[42] J.B. Shyu, G.C. Temes, F. Krummenacher, Random error effects in matched MOS
capacitors and current sources, IEEE Journal of Solid State Circuits sc-19 (6)
(1984) 948–955.
[43] J.B. Shyu, G.C. Temes, K. Yao, Random error in MOS capacitors, IEEE Journal of
Solid State Circuits sc-17 (6) (1982) 1070–1076.
[44] B. Zhai, S. Hanson, D. Blaauw and D. Sylvester, Analysis and mitigation of
variability in subthreshold design, in: Proceedings of ISLPED 2005, 2005,
pp. 20–25.
[45] S. N. Mozaffari and A. Afzali-Kusha, Statistical model for subthreshold current
considering process variation, in: Proceedings of ASQED 2010, 2010, pp. 356–
360.
[46] R. Kempter, W. Gerstner, J.L. van Hemmen, Hebbian learning and spiking
neurons, Physical Review E 59 (1999) 4498–4514.
[47] W. Gerstner, R. Kempter, J.L. van Hemmen, H. Wagner, A neuronal learning
rule for sub-millisecond temporal coding, Nature 386 (1996) 76–78.
[48] R.H. Fowler, L. Nordheim, Electron emission in intense electric ﬁelds, Proceed-
ings of the Royal Society of London A 119 (1928) 173–181.
[49] Z.A. Wienberg, On tunneling in metal-oxide–silicon structures, Journal of
Applied Physics 53 (7) (1962) 5052–5056.
[50] P.D. Roberts, C.C. Bell, Spike timing dependent synaptic plasticity in biological
systems, Biological Cybernetics 87 (5–6) (2002) 392–403.
[51] B. Lu, W.M. Yamada, and T. W. Berger, Asymmetric synaptic plasticity based on
arbitrary pre- and postsynaptic timing spikes using ﬁnite state model, in:
Proceedings of International Joint Conference on Neural Networks, Orlando,
Florida, USA, August 12–17, 2007.
[52] T. Dowrick, S. Hall, L. McDaid, A silicon based dynamic synapse with
depressing response, IEEE Transactions on Neural Networks and Learning
Systems 23 (10) (2012) 1513–1525.
A.W. Smith received his MEng degree in Electrical
Engineering & Electronic Engineering from the Univer-
sity of Liverpool in 2008. He is currently undertaking
his PhD at the same institute since 2008, specialising in
biologically plausible hardware for neural networks.
Current research interests include hardware/software
neural network implementations, semiconductor phy-
sics and ﬂoating gate devices.
L.J. McDaid graduated from the University of Liverpool
UK with a B.Eng. (Hons) in Electrical and Electronics
Engineering in 1985 and subsequently completed his
PhD in Solid State Devices from the same institution.
He is currently employed as a Professor in the School
of Computing and Intelligent Systems at the University
of Ulster, N. Ireland. Dr. McDaid is currently guest editor
for a special topic entitled “Biophysically based Com-
putational Models of Astrocyte – Neuron Coupling and
their Functional Signiﬁcance” to appear in Frontiers in
Neuroscience and he has co-authored over 100 pub-
lications in his career to-date.
Dr. McDaid is a founder member of the Nanoelec-
tronics research group within the Intelligent Systems Research Centre (ISRC) at the
Magee Campus of the University of Ulster. His main research interest is software/
hardware implementations of neural based computational systems and he has
several research grants in this domain. His ultimate vision is to understand and
model the mechanisms that underpin self-repair in the human brain thus
providing the blue print for advanced architectures that exhibit a fault tolerant
capability well beyond existing computational systems.
S. Hall (FIET, CEng, SMIEEE) has interests spanning
materials characterisation, device physics and innova-
tive device design and gate level circuits. He has over
200 conference and journal papers, mainly in the area
of silicon technology, devices and circuits. These
include novel measurements and contributions to the
understanding of MOS related interfaces and materials
quality. He has successfully designed and built novel
MOS and bipolar devices in silicon for over 20 years.
More recently, his work encompasses hi-k dielectrics,
novel devices and gate level circuits relating to micro-
power and biologically inspired concepts. He was
Technical Programme Chair of ESSDERC 2008, and
currently sits on the Steering Committee of ESSDERC/ESSCIRC and INFOS, for which
he was vice-Chair in 2009 and a member of the Steering Committee from 2009. He
was Head of Department of Electrical Engineering & Electronics at the University of
Liverpool, UK from 2001 to 2009.
A.W. Smith et al. / Neurocomputing 124 (2014) 210–217 217
